Intel® Quartus® Prime Pro Edition User Guide: Debug Tools

ID 683819
Date 10/13/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.4.7. Specifying Pipeline Settings

The Pipeline factor setting indicates the number of pipeline registers that the Intel® Quartus® Prime software can add to boost the fMAX of the Signal Tap logic analyzer.

To specify the pipeline factor from the Signal Tap GUI:

  • In the Signal Configuration pane, specify a pipeline factor ranging from 0 to 5. The default value is 0.
Note: Setting the pipeline factor does not guarantee an increase in fMAX, as the pipeline registers may not be in the critical paths.

Alternatively, you can specify pipeline parameters as part of HDL instantiation, as Creating a Signal Tap Instance by HDL Instantiation describes.

Note: The Signal Tap Intel® FPGA IP is not optimized for the Intel® Hyperflex™ architecture.

Did you find the information on this page useful?

Characters remaining:

Feedback Message