Intel® Quartus® Prime Pro Edition User Guide: Debug Tools

ID 683819
Date 10/13/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.2. Design Flow Using the In-System Sources and Probes Editor

The In-System Sources and Probes Editor supports an RTL flow. Signals that you want to view in the In-System Sources and Probes editor are connected to an instance of the In-System Sources and Probes IP core.
After you compile the design, you can control each instance via the In-System Sources and Probes Editor pane or via a Tcl interface.
Figure 104. FPGA Design Flow Using the In-System Sources and Probes Editor


Did you find the information on this page useful?

Characters remaining:

Feedback Message