Visible to Intel only — GUID: sam1403482329347
Ixiasoft
Visible to Intel only — GUID: sam1403482329347
Ixiasoft
2.4.1. Transmitter Blocks in Intel® Stratix® 10 Devices
The dedicated circuitry consists of a true differential buffer, a serializer, and I/O PLLs that you can share between the transmitter and receiver. The serializer takes up to 10-bit wide parallel data from the FPGA fabric and clocks the data into the load registers. Then, the serializer serializes the data using shift registers that are clocked by the I/O PLL. After serializing the data, the serializer sends the data to the differential buffer. The MSB of the parallel data is transmitted first.
Did you find the information on this page useful?
Feedback Message
Characters remaining: