Intel® Stratix® 10 High-Speed LVDS I/O User Guide

ID 683792
Date 7/13/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents PLLs Driving Differential Transmitter Channels

For differential transmitters, the PLL can drive the differential transmitter channels in its own I/O bank and adjacent I/O banks. However, the PLL cannot drive the channels in a non-adjacent I/O bank.
Figure 17. PLLs Driving Differential Transmitter Channels

Figure 18. Sharing Reference Clock Source to Differential Transmitter Channels Across I/O Banks

Did you find the information on this page useful?

Characters remaining:

Feedback Message