18.104.22.168. Connection between IOPLL IP Core and LVDS SERDES IP Core in External PLL Mode
The ext_coreclock port is automatically enabled in the LVDS SERDES IP core in external PLL mode. The Intel® Quartus® Prime compiler outputs error messages if this port is not connected as shown in the preceding figures.
Did you find the information on this page useful?