Intel® Stratix® 10 High-Speed LVDS I/O User Guide

ID 683792
Date 7/13/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.1.7.3. Connection between IOPLL IP Core and LVDS SERDES IP Core in External PLL Mode

Figure 24. Non-DPA or DPA LVDS Receiver Interface with the IOPLL IP Core in External PLL Mode


Figure 25. Soft-CDR LVDS Receiver Interface with the IOPLL IP Core in External PLL Mode


Figure 26. LVDS Transmitter Interface with the IOPLL IP Core in External PLL ModeConnect the I/O PLL lvds_clk[1] and loaden[1] ports to the ext_fclk and ext_loaden ports of the LVDS transmitter.


The ext_coreclock port is automatically enabled in the LVDS SERDES IP core in external PLL mode. The Intel® Quartus® Prime compiler outputs error messages if this port is not connected as shown in the preceding figures.

Did you find the information on this page useful?

Characters remaining:

Feedback Message