The IOE contains two data input registers that can operate in DDR or SDR mode. You can bypass the deserializer to support DDR (x2) and SDR (x1) operations. The deserializer bypass is supported through the GPIO IP core.
- If you bypass the deserializer in SDR mode:
- The IOE data width is 1 bit.
- Registered input path requires a clock.
- Data is passed directly through the IOE.
- If you bypass the deserializer in DDR mode:
- The IOE data width is 2 bits.
- The GPIO IP core requires a clock.
- rx_inclock clocks the IOE register. The clock must be synchronous to rx_in.
- You must control the data-to-clock skew.
You cannot use the DPA and data realignment circuit when you bypass the deserializer.
Did you find the information on this page useful?