Intel® Stratix® 10 High-Speed LVDS I/O User Guide

ID 683792
Date 7/13/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.1.2. LVDS SERDES IP Core Features

The LVDS SERDES IP core includes features for the LVDS receiver and transmitter. You can use the Intel® Quartus® Prime parameter editor to configure the LVDS SERDES IP core.

Among the features of the LVDS SERDES IP core:

  • Parameterizable data channel widths
  • Parameterizable SERDES factors
  • Registered input and output ports
  • PLL control signals
  • Non-DPA mode
  • DPA mode
  • Soft clock data recovery (CDR) mode
  • Duplex mode—transmitters and receivers in the same I/O bank
  • Clock phase alignment (CPA) block

Did you find the information on this page useful?

Characters remaining:

Feedback Message