Intel® Stratix® 10 High-Speed LVDS I/O User Guide

ID 683792
Date 7/13/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.1.1. Release Information

Intel® FPGA IP versions match the Intel® Quartus® Prime Design Suite software versions until v19.1. Starting in Intel® Quartus® Prime Design Suite software version 19.2, Intel® FPGA IP has a new versioning scheme.

The Intel® FPGA IP version (X.Y.Z) number can change with each Intel® Quartus® Prime software version. A change in:

  • X indicates a major revision of the IP. If you update the Intel® Quartus® Prime software, you must regenerate the IP.
  • Y indicates the IP includes new features. Regenerate your IP to include these new features.
  • Z indicates the IP includes minor changes. Regenerate your IP to include these changes.
Table 15.   LVDS SERDES Intel FPGA IP Release Information
Item Description
IP Version 20.0.0 3
Intel® Quartus® Prime Version 21.2
Release Date 2021.06.23
3 For Intel® Stratix® 10 devices, you do not need to recompile the LVDS SERDES IP if you are updating to version 20.0.0 from the previous version.

Did you find the information on this page useful?

Characters remaining:

Feedback Message