Visible to Intel only — GUID: dha1561619117072
Ixiasoft
1. Overview of the Multi-Rail Power Sequencer and Monitor Reference Design
2. Architecture and Operation of the Multi-Rail Power Sequencer and Monitor Reference Design
3. Implementation and Simulation of the Multi-Rail Power Sequencer and Monitor Reference Design
4. Functionality Level and Resource Utilization Estimates
5. PCB Implementation for the Multi-Rail Power Sequencer and Monitor Reference Design
6. Document Revision History for AN 896: Multi-Rail Power Sequencer and Monitor Reference Design
Visible to Intel only — GUID: dha1561619117072
Ixiasoft
2.3.6. Other Design Components
The Multi-Rail Power Sequencer and Monitor reference design includes other custom blocks that serve supporting roles and do not need parameterization.
Did you find the information on this page useful?
Feedback Message
Characters remaining: