External Memory Interfaces Stratix® 10 FPGA IP User Guide

ID 683741
Date 4/01/2024
Public
Document Table of Contents

4.1.1.31. ctrl_ecc_readdataerror for DDR3

Controller ECC read data error indication interface

Table 42.  Interface: ctrl_ecc_readdataerrorInterface type: Conduit
Port Name Direction Description
ctrl_ecc_readdataerror Output Signal is asserted high by the controller ECC logic to indicate that the read data has an uncorrectable error. The signal has the same timing as the read data valid signal of the Controller Avalon Memory-Mapped interface.