External Memory Interfaces Stratix® 10 FPGA IP User Guide

ID 683741
Date 4/01/2024
Public
Document Table of Contents

4.1.1.20. cal_debug_reset_n for DDR3

User calibration debug clock domain reset interface

Table 31.  Interface: cal_debug_reset_nInterface type: Reset Input
Port Name Direction Description
cal_debug_reset_n Input Reset for the user clock connecting to the Avalon calibration debug bus. Asynchronous assertion and synchronous deassertion