Parallel Flash Loader Intel® FPGA IP User Guide

ID 683698
Date 7/23/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.3. Functional Description

The PFL IP core allows you to program flash memory devices with Intel® CPLDs through the JTAG interface and provides the logic to control configuration from the flash memory device to the Intel® FPGA.