Parallel Flash Loader Intel® FPGA IP User Guide

ID 683698
Date 7/23/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.2. Device Support

This user guide focuses on implementing the PFL IP core in an Intel® CPLD. The PFL IP core supports all Intel® FPGAs. You can implement the PFL IP core in an Cyclone® , Arria® or Stratix® device family FPGA to program flash memory or to configure other FPGAs.