Intel® Quartus® Prime Pro Edition User Guide: Design Optimization

ID 683641
Date 10/02/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.3.1. Maximizing Readability in RTL Viewer

While displaying a design, the RTL Viewer optimizes the netlist to maximize readability:

  • Removes logic with no fan-out (unconnected output) or fan-in (unconnected inputs) from the display.
  • Hides default connections such as VCC and GND.
  • Groups pins, nets, wires, module ports, and certain logic into buses where appropriate.
  • Groups constant bus connections.
  • Displays values in hexadecimal format.
  • Converts NOT gates into bubble inversion symbols in the schematic.
  • Merges chains of equivalent combinational gates into a single gate; for example, a 2-input AND gate feeding a 2-input AND gate is converted to a single 3-input AND gate.