AN 307: Intel® FPGA Design Flow for Xilinx* Users

ID 683562
Date 3/20/2018

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.3.1. Project Creation

Table 9.  IP Status Comparison
GUI Feature Xilinx* Vivado* Software Intel® Quartus® Prime Pro Edition Software
Project Creation New Project New Project Wizard

Similar to the New Project command in the Vivado* software, the Intel® Quartus® Prime Pro Edition software provides the New Project Wizard tool (File > New Project Wizard), which guides you through specifying a project name and directory, top-level design entity, any EDA tools you are using, and a target device.


After creating a new project, the Intel® Quartus® Prime Pro Edition software automatically generates the following project files necessary for successful compilation:

Table 10.  Project Files Comparison
  Intel® Quartus® Prime Pro Edition Xilinx* Vivado*
File Type Description File Type Description
Project File Intel® Quartus® Prime Project File (.qpf) Project and revision name Xilinx* Project File (.xpr) XML file with list of files. Contains the information about target device or design files.
Project Settings Intel® Quartus® Prime Settings File (.qsf) Lists design files, entity settings, target device, synthesis directives, placement constraints Xilinx* Design Constraints File (.xdc) Contains Synthesis, placement and timing constraints


You can modify the compiler settings by changing the assignments through the GUI or directly on the .qsf file.
Note: Avoid modifying assignments through the .qsf file and through the GUI simultaneously.