AN 307: Intel® FPGA Design Flow for Xilinx* Users

ID 683562
Date 3/20/2018

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.3.15. Design Optimization

The Intel® Quartus® Prime software offers advanced netlist optimization options that allow you to optimize a design beyond the standard Intel® Quartus® Prime Pro Edition compilation flow.
Table 35.  Design Optimization Tools Comparison
GUI Feature Xilinx* Vivado* Software Intel® Quartus® Prime Pro Edition Software
Design Optimization - Hyper-Aware Design Flow19
Physical Optimization Physical Synthesis Optimization
19 Hyper-Aware Design Flow available only for Intel® Stratix® 10 devices.