AN 307: Intel® FPGA Design Flow for Xilinx* Users

ID 683562
Date 3/20/2018

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents HDL Editor

In the Vivado* software you create a new HDL design file using the New Source Wizard on the Project menu. To create a new HDL design file in the Intel® Quartus® Prime Pro Edition software, click File > New, and then select the type of file you want to create.

  • To assist you in creating HDL designs, the Intel® Quartus® Prime software provides design example templates for VHDL and Verilog HDL, including language constructs examples to help you get started on a design.
  • The Intel® Quartus® Prime Text Editor offers syntax coloring for highlighting HDL reserved words and comments.