Multi Channel DMA Intel® FPGA IP for PCI Express Design Example User Guide

ID 683517
Date 4/29/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Single-Port Avalon-ST PIO Using MCDMA Bypass Mode

This design example supports the same PIO functionality as the design example described in Four-Port Avalon-ST PIO Using MCDMA Bypass Mode. However, this design example has only one Avalon-ST DMA port (instead of four), which is not connected as shown in the block diagram below.

Figure 5. MCDMA IP Single Port Avalon-ST Interface PIO Example Design using MCDMA Bypass Mode