Multi Channel DMA Intel® FPGA IP for PCI Express Design Example User Guide

ID 683517
Date 4/29/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.5.1. Simulation Results

Note: The simulation was run with MCDMA H-Tile.
Figure 23. Simulation Log
Figure 24. H2D Simulation Waveform
Figure 25. D2H Simulation Waveform