Multi Channel DMA Intel® FPGA IP for PCI Express Design Example User Guide

Download
ID 683517
Date 4/29/2022
Public
Document Table of Contents

3.5.2.4.3.2. BAM Test

  1. If the BAM support is enabled on hardware, enable the following flags in: user/common/mk/common.mk
    __cflags += -UIFC_PIO_256 > 256b read/write operations on PIO BAR 
    	__cflags += -UIFC_PIO_128 > 128b read/write operations on PIO BAR
  2. Enable the below flag for 256b read or write operations in: user/common/mk/common.mk
    __cflags += -DIFC_PIO_256
    Command: ./cli/perfq_app/perfq_app -b 0000:01:00.0 -o
    Figure 52. PIO 256 Write and Read Test
  3. Enable the below flag for 128b read or write operations in: user/common/mk/common.mk
    __cflags += -DIFC_PIO_128 
    __cflags += -UIFC_PIO_256
    Command: ./perfq_app -b 0000:01:00.0 -o
    Figure 53. PIO 128b Write and Read Test

Did you find the information on this page useful?

Characters remaining:

Feedback Message