Multi Channel DMA Intel® FPGA IP for PCI Express Design Example User Guide

Download
ID 683517
Date 4/29/2022
Public
Document Table of Contents

2.4.1.1. Simulation Results

Note: The simulation result was generated with MCDMA H-Tile.
Note: For detailed description about the testbench for this design example, refer to Example Testbench Flow for DMA Test with Avalon-ST Packet Generate/Check Design Example.
Figure 11. H2D Simulation Log
Figure 12. H2D Simulation Waveform
Figure 13. D2H Simulation Log
Figure 14. D2H Simulation Waveform

Did you find the information on this page useful?

Characters remaining:

Feedback Message