R-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683501
Date 10/07/2022
Public
Document Table of Contents

3.3.4.5. ECRC

In TLP Bypass mode, the R-tile Avalon® Streaming IP for PCIe does not check the ECRC for received TLPs nor generate the ECRC for transmitted TLPs. In addition, you can configure the IP to strip the ECRC from the TLP payload (when the TD bit is set) by enabling the Strip ECRC option in the PCIeN Configuration, Debug and Extension Options tab. Note that this option is only available in this tab when the IP is put in TLP Bypass mode (by choosing either the Upstream or Downstream option for the Port Mode parameter in the Top-Level Settings tab. Note that with the Strip ECRC option enabled, the cfg_ecrc_err_sts field in the TLPBYPASS_ERR_STATUS register will be set when there is an ECRC error. However, there is no mechanism to identify the specific TLP with the ECRC error from the application logic.

Figure 22. Strip ECRC Option

Did you find the information on this page useful?

Characters remaining:

Feedback Message