Intel® Agilex™ 7 FPGAs and SoCs Device Overview

Download
ID 683458
Date 1/10/2023
Public
Document Table of Contents
Document Table of Contents x
1. Overview of the Intel® Agilex™ 7 FPGAs and SoCs 2. Intel® Agilex™ 7 FPGAs and SoCs Family Plan 3. Second Generation Intel® Hyperflex™ Core Architecture 4. Adaptive Logic Module in Intel® Agilex™ 7 FPGAs and SoCs 5. Internal Embedded Memory in Intel® Agilex™ 7 FPGAs and SoCs 6. Variable-Precision DSP in Intel® Agilex™ 7 FPGAs and SoCs 7. Core Clock Network in Intel® Agilex™ 7 FPGAs and SoCs 8. General Purpose I/Os in Intel® Agilex™ 7 FPGAs and SoCs 9. I/O PLLs in Intel® Agilex™ 7 FPGAs and SoCs 10. External Memory Interface in Intel® Agilex™ 7 FPGAs and SoCs 11. Hard Processor System in Intel® Agilex™ 7 SoCs 12. Heterogeneous 3D SiP Transceivers in Intel® Agilex™ 7 FPGAs and SoCs 13. Heterogeneous 3D Stacked HBM2E DRAM Memory in Intel® Agilex™ 7 FPGAs and SoCs M-Series 14. High-Performance Crypto Blocks in Intel® Agilex™ 7 FPGAs and SoCs F-Series and I-Series 15. Configuration via Protocol Using PCIe* for Intel® Agilex™ 7 FPGAs and SoCs 16. Device Configuration and the SDM in Intel® Agilex™ 7 FPGAs and SoCs 17. Partial and Dynamic Configuration of Intel® Agilex™ 7 FPGAs and SoCs 18. Device Security for Intel® Agilex™ 7 FPGAs and SoCs 19. SEU Error Detection and Correction in Intel® Agilex™ 7 FPGAs and SoCs 20. Power Management for Intel® Agilex™ 7 FPGAs and SoCs 21. Intel® Software and Tools for Intel® Agilex™ 7 FPGAs and SoCs 22. Revision History for the Intel® Agilex™ 7 FPGAs and SoCs Device Overview
1. Overview of the Intel® Agilex™ 7 FPGAs and SoCs x
1.1. Key Features and Innovations in Intel® Agilex™ 7 FPGAs and SoCs 1.2. Intel® Agilex™ 7 FPGAs and SoCs Block Diagram 1.3. Intel® Agilex™ 7 FPGAs and SoCs Summary of Features 1.4. Additional Features for Intel® Agilex™ 7 SoCs
2. Intel® Agilex™ 7 FPGAs and SoCs Family Plan x
2.1. Intel® Agilex™ 7 FPGAs and SoCs F-Series 2.2. Intel® Agilex™ 7 FPGAs and SoCs I-Series 2.3. Intel® Agilex™ 7 FPGAs and SoCs M-Series 2.4. Available Options
10. External Memory Interface in Intel® Agilex™ 7 FPGAs and SoCs x
10.1. External Memory Interface Performance 10.2. Features of the Hard Memory Controller
12. Heterogeneous 3D SiP Transceivers in Intel® Agilex™ 7 FPGAs and SoCs x
12.1. E-Tile Transceivers 12.2. P-Tile Transceivers 12.3. F-Tile Transceivers 12.4. R-Tile Transceivers
12.1. E-Tile Transceivers x
12.1.1. PMA Features in E-Tile Transceivers 12.1.2. PCS Features in E-Tile Transceivers
1. Overview of the Intel® Agilex™ 7 FPGAs and SoCs
2. Intel® Agilex™ 7 FPGAs and SoCs Family Plan
3. Second Generation Intel® Hyperflex™ Core Architecture
4. Adaptive Logic Module in Intel® Agilex™ 7 FPGAs and SoCs
5. Internal Embedded Memory in Intel® Agilex™ 7 FPGAs and SoCs
6. Variable-Precision DSP in Intel® Agilex™ 7 FPGAs and SoCs
7. Core Clock Network in Intel® Agilex™ 7 FPGAs and SoCs
8. General Purpose I/Os in Intel® Agilex™ 7 FPGAs and SoCs
9. I/O PLLs in Intel® Agilex™ 7 FPGAs and SoCs
10. External Memory Interface in Intel® Agilex™ 7 FPGAs and SoCs
11. Hard Processor System in Intel® Agilex™ 7 SoCs
12. Heterogeneous 3D SiP Transceivers in Intel® Agilex™ 7 FPGAs and SoCs
13. Heterogeneous 3D Stacked HBM2E DRAM Memory in Intel® Agilex™ 7 FPGAs and SoCs M-Series
14. High-Performance Crypto Blocks in Intel® Agilex™ 7 FPGAs and SoCs F-Series and I-Series
15. Configuration via Protocol Using PCIe* for Intel® Agilex™ 7 FPGAs and SoCs
16. Device Configuration and the SDM in Intel® Agilex™ 7 FPGAs and SoCs
17. Partial and Dynamic Configuration of Intel® Agilex™ 7 FPGAs and SoCs
18. Device Security for Intel® Agilex™ 7 FPGAs and SoCs
19. SEU Error Detection and Correction in Intel® Agilex™ 7 FPGAs and SoCs
20. Power Management for Intel® Agilex™ 7 FPGAs and SoCs
21. Intel® Software and Tools for Intel® Agilex™ 7 FPGAs and SoCs
22. Revision History for the Intel® Agilex™ 7 FPGAs and SoCs Device Overview

1.4. Additional Features for Intel® Agilex™ 7 SoCs

In addition to the common features of Intel® Agilex™ 7 devices, the Intel® Agilex™ 7 SoCs provide additional features.
Table 3.  Features Specific to Intel® Agilex™ 7 SoCs
SoC Subsystem Feature Description
HPS Multiprocessor unit core
  • Quad-core Arm* Cortex* -A53 MPCore* processor with Arm* CoreSight* debug and trace technology
  • Scalar floating-point unit supporting single and double precision
  • Arm* Neon* media processing engine for each processor
System controllers
  • System memory management unit (SMMU)
  • Cache coherency unit (CCU)
Cache
  • Arm* Cortex* -A53:
    • Level 1 cache per core:
      • 32 kilobytes (KB) L1 instruction cache with parity
      • 32 KB L1 data cache with ECC
  • 1 megabyte (MB) shared L2 cache with ECC
On-chip memory 256 KB on-chip RAM
Direct memory access (DMA) Eight-channel DMA controller
Ethernet XGMAC (TSN)
  • Three 10 Mbps/100 Mbps/1 Gbps/2.5 Gbps Ethernet XGMAC with integrated DMA and Time-Sensitive Networking (TSN) support
  • 1 Gbps and 2.5 Gbps (2.5 Gbps requires soft paths to transceivers)
USB Two USB 2.0 On-The-Go (OTG) with integrated DMA
UART Two UART 16550-compatible controllers
Serial peripheral interface (SPI) controller Four SPI (two masters and two slaves)
I2C Five I2C controllers
SD/SDIO/MMC controller
  • One eMMC version 4.5 with DMA and CE-ATA support
  • SD, including eSD, version 3.0
  • SDIO, including eSDIO, version 3.0
  • CE-ATA version 1.1
NAND flash controller
  • One ONFI 1.0
  • 8 bit and 16 bit support
GPIO Maximum of 48 software-programmable GPIOs
Timers
  • Four general-purpose timers
  • Four watchdog timers
SDM
  • Secure boot
  • AES encryption
  • Secure Hash Algorithms (SHA) and Elliptic Curve Digital Signature Algorithm (ECDSA) authentications
External memory interface

Hard memory controllers:

  • F-Series and I-Series—DDR4
  • M-Series—DDR4, DDR5, and LPDDR5
Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message