Intel® Agilex™ F-Series and I-Series Power Management User Guide

Download
ID 683373
Date 12/19/2022
Public
Document Table of Contents
Document Table of Contents
1. Intel® Agilex™ F-Series and I-Series Power Management Overview 2. Intel® Agilex™ Power Basics 3. Intel® Agilex™ Power and I/O State Sequencing 4. Intel® Agilex™ F-Series and I-Series Sensor Monitoring System 5. Intel® Agilex™ Power Optimization Techniques and Features 6. Document Revision History for the Intel® Agilex™ Power Management User Guide
1. Intel® Agilex™ F-Series and I-Series Power Management Overview
1.1. Power System Design Phases 1.2. Power Supplies
1.1. Power System Design Phases
1.1.1. Choosing a Power Tree 1.1.2. Power Estimation 1.1.3. Power Optimization 1.1.4. Power Generation
2. Intel® Agilex™ Power Basics
2.1. Power Consumption 2.2. Power Estimation Basics 2.3. Intel® FPGA Power and Thermal Calculator 2.4. Power Analyzer
3. Intel® Agilex™ Power and I/O State Sequencing
3.1. Overview 3.2. Power-Up Sequence Requirements 3.3. Power-Down Sequence Requirements for Intel® Agilex™ Devices with E-Tile 3.4. Floating Voltage 3.5. Power-On Reset
3.2. Power-Up Sequence Requirements
3.2.1. Guidelines for I/O Pins in GPIO, HPS, and SDM Banks During Power Sequencing
3.5. Power-On Reset
3.5.1. Power Supplies Monitored by the POR Circuitry
4. Intel® Agilex™ F-Series and I-Series Sensor Monitoring System
4.1. Voltage Monitoring System 4.2. Temperature Monitoring System 4.3. Intel® Agilex™ Sensors Design Considerations 4.4. Temperature Reading Design Example
4.1. Voltage Monitoring System
4.1.1. Voltage Sensor Transfer Function
4.2. Temperature Monitoring System
4.2.1. Local Temperature Sensor 4.2.2. Remote Temperature Sensing Diode 4.2.3. Temperature Sensor Locations 4.2.4. Retrieving Local Temperature Sensor Reading 4.2.5. Temperature Sensor Error Codes
4.3. Intel® Agilex™ Sensors Design Considerations
4.3.1. Intel® Agilex™ Voltage Monitor Design Guidelines 4.3.2. Intel® Agilex™ Temperature Monitor Design Guidelines 4.3.3. Intel® Agilex™ Transceiver Tile Local Temperature Sensor Design Guidelines 4.3.4. Guidelines: Calibrate Temperature Sensing Chip Interfacing the Intel® Agilex™ Remote TSD
4.4. Temperature Reading Design Example
4.4.1. Directory Structure 4.4.2. Hardware and Software Requirements 4.4.3. Temperature Reading Design Example Description 4.4.4. Using the Temperature Reading Design Example 4.4.5. Verifying the Interaction between the Design Example and the Mailbox Client with Avalon® Streaming Interface IP
4.4.4. Using the Temperature Reading Design Example
4.4.4.1. Opening the Temperature Reading Design Example 4.4.4.2. Compiling the Temperature Reading Design Example and Generating the Software Object File 4.4.4.3. Programming and Starting Up the Temperature Reading Design Example 4.4.4.4. Sending Commands to the Temperature Reading Design Example
4.4.4.4. Sending Commands to the Temperature Reading Design Example
4.4.4.4.1. Default Commands for the Temperature Reading Design Example
5. Intel® Agilex™ Power Optimization Techniques and Features
5.1. SmartVID Standard Power Devices 5.2. DSP and M20K Power Gating 5.3. Clock Gating 5.4. Power Sense Line 5.5. Power Optimization Techniques in the Intel® Quartus® Prime Software
5.1. SmartVID Standard Power Devices
5.1.1. SmartVID Feature Implementation in Intel® Agilex™ Devices 5.1.2. SDM Power Manager 5.1.3. Temperature Compensation 5.1.4. Intel® Agilex™ Power Management and VID Implementation Guide
5.1.2. SDM Power Manager
5.1.2.1. PMBus Master Mode 5.1.2.2. PMBus Slave Mode 5.1.2.3. Fail Safe Mechanism 5.1.2.4. Fault Management and Error Reporting
5.1.4. Intel® Agilex™ Power Management and VID Implementation Guide
5.1.4.1. Specifying Power Management and VID Parameters and Options
5.1.4.1. Specifying Power Management and VID Parameters and Options
5.1.4.1.1. Configuration Pin Parameters 5.1.4.1.2. Power Management and VID Parameters 5.1.4.1.3. Intel® Agilex™ Power Management and VID Interface QSF Constraint Guide
1. Intel® Agilex™ F-Series and I-Series Power Management Overview
2. Intel® Agilex™ Power Basics
3. Intel® Agilex™ Power and I/O State Sequencing
4. Intel® Agilex™ F-Series and I-Series Sensor Monitoring System
5. Intel® Agilex™ Power Optimization Techniques and Features
6. Document Revision History for the Intel® Agilex™ Power Management User Guide

1. Intel® Agilex™ F-Series and I-Series Power Management Overview

The Intel® Agilex™ device family offers smart voltage identification (SmartVID) standard power devices in all speed grades. Fixed-voltage devices are also available, but only in –4 speed grade. All SmartVID standard power devices must be driven by the Power Management BUS (PMBus*)-compliant voltage regulator, operating either in the PMBus master or PMBus slave mode.

This user guide describes the power-optimizing features of the Intel® Agilex™ device family, and the power-up and power-down sequencing requirements for the Intel® Agilex™ devices.


Section Content
Power System Design Phases
Power Supplies

Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message