This section describes several power management options and discusses proper I/O management during device power up and power down. Design your power supply solution to properly control the complete power sequence. The requirements in this section must be followed to prevent unpredictable current draw to the FPGA device, which can potentially impact the I/O functionality.
The following descriptors designate the status level currently applicable to the relevant variant:
- Preliminary: Information in this document is subject to change. Intended for pre-production development, for production designs use with caution.
- Final: Information in this document is intended for use in production design.