Agilex™ 7 Power Management User Guide

Download PDF
ID 683373
Date 4/01/2024
Public
Document Table of Contents
Document Table of Contents x
1. Agilex™ 7 Power Management Overview 2. Agilex™ 7 Power Basics 3. Agilex™ 7 Power and I/O State Sequencing 4. Agilex™ 7 Sensor Monitoring System 5. Agilex™ 7 Power Optimization Techniques and Features 6. Document Revision History for the Agilex™ 7 Power Management User Guide
1. Agilex™ 7 Power Management Overview x
1.1. Power System Design Phases 1.2. Power Supplies
1.1. Power System Design Phases x
1.1.1. Choosing a Power Tree 1.1.2. Power Estimation 1.1.3. Power Optimization 1.1.4. Power Generation
2. Agilex™ 7 Power Basics x
2.1. Power Consumption 2.2. Power Estimation Basics 2.3. Intel® FPGA Power and Thermal Calculator 2.4. Power Analyzer
3. Agilex™ 7 Power and I/O State Sequencing x
3.1. Overview 3.2. Power-Up Sequence Requirements 3.3. Power-Down Sequence Requirements for Agilex™ 7 Devices with E-Tile 3.4. Power-Down Sequence Requirements for the Agilex™ 7 M-Series Devices 3.5. Floating Voltage 3.6. Power-On Reset
3.2. Power-Up Sequence Requirements x
3.2.1. Guidelines for I/O Pins in GPIO, HPS, and SDM Banks During Power Sequencing
3.6. Power-On Reset x
3.6.1. Power Supplies Monitored by the POR Circuitry
4. Agilex™ 7 Sensor Monitoring System x
4.1. Voltage Monitoring System 4.2. Temperature Monitoring System 4.3. Sensors Design Considerations 4.4. Temperature Reading Design Example
4.1. Voltage Monitoring System x
4.1.1. Voltage Sensor Transfer Function
4.2. Temperature Monitoring System x
4.2.1. Local Temperature Sensor 4.2.2. Remote Temperature Sensing Diode 4.2.3. Temperature Sensor Locations 4.2.4. Retrieving Local Temperature Sensor Reading 4.2.5. Temperature Sensor Error Codes
4.2.3. Temperature Sensor Locations x
4.2.3.1. Getting Approximate Locations of the Transceiver Banks
4.3. Sensors Design Considerations x
4.3.1. Voltage Monitor Design Guidelines 4.3.2. Temperature Monitor Design Guidelines 4.3.3. Transceiver Tile Local Temperature Sensor Design Guidelines 4.3.4. Guidelines: Calibrate Temperature Sensing Chip Interfacing the Agilex™ 7 Remote TSD 4.3.5. Guidelines: Reading the R-Tile Local Temperature Sensor
4.4. Temperature Reading Design Example x
4.4.1. Directory Structure 4.4.2. Hardware and Software Requirements 4.4.3. Temperature Reading Design Example Description 4.4.4. Using the Temperature Reading Design Example 4.4.5. Verifying the Interaction between the Design Example and the Mailbox Client with Avalon® Streaming Interface IP
4.4.4. Using the Temperature Reading Design Example x
4.4.4.1. Opening the Temperature Reading Design Example 4.4.4.2. Compiling the Temperature Reading Design Example and Generating the Software Object File 4.4.4.3. Programming and Starting Up the Temperature Reading Design Example 4.4.4.4. Sending Commands to the Temperature Reading Design Example
4.4.4.4. Sending Commands to the Temperature Reading Design Example x
4.4.4.4.1. Default Commands for the Temperature Reading Design Example
5. Agilex™ 7 Power Optimization Techniques and Features x
5.1. SmartVID Standard Power Devices 5.2. DSP and M20K Power Gating 5.3. Clock Gating 5.4. Power Sense Line 5.5. Power Optimization Techniques in the Quartus® Prime Software
5.1. SmartVID Standard Power Devices x
5.1.1. SmartVID Feature Implementation in Agilex™ 7 Devices 5.1.2. SDM Power Manager 5.1.3. Temperature Compensation 5.1.4. Agilex™ 7 Power Management and VID Implementation Guide
5.1.2. SDM Power Manager x
5.1.2.1. PMBus Master Mode 5.1.2.2. PMBus Slave Mode 5.1.2.3. Fail Safe Mechanism 5.1.2.4. Fault Management and Error Reporting
5.1.4. Agilex™ 7 Power Management and VID Implementation Guide x
5.1.4.1. Specifying Power Management and VID Parameters and Options
5.1.4.1. Specifying Power Management and VID Parameters and Options x
5.1.4.1.1. Configuration Pin Parameters 5.1.4.1.2. Power Management and VID Parameters 5.1.4.1.3. Power Management and VID Interface QSF Constraint Guide
1. Agilex™ 7 Power Management Overview
2. Agilex™ 7 Power Basics
3. Agilex™ 7 Power and I/O State Sequencing
4. Agilex™ 7 Sensor Monitoring System
5. Agilex™ 7 Power Optimization Techniques and Features
6. Document Revision History for the Agilex™ 7 Power Management User Guide

4.4.3. Temperature Reading Design Example Description

The Temperature Reading design example exposes a JTAG-to- Avalon® streaming interface that allows you to interact with the design example modules through the Quartus® Prime System Console.
Figure 13. Temperature Reading Design Example Block Diagram


All the Quartus® Prime System Console read and write commands control a set of parallel I/O IPs that select a command for the Mailbox Client with Avalon® Streaming Interface IP to execute. At the same time, the parallel I/O IPs control a FIFO IP that stores all the Mailbox Client with Avalon® Streaming Interface IP responses.

Table 17.  Description of Modules in the Design Example
Module Description
u_avst_fsm_cmd

This module connects to a four-bit wide bus that selects a command for a finite state machine to send to the Mailbox Client with Avalon® Streaming Interface IP. The available commands are hardcoded in a look-up table (LUT) modeled in the command_rom.sv file. You can modify the LUT to edit existing commands or include new commands.

Command LUT ROM bit order:

  • [37..34]—the command ROM address that contains the next argument of the command. All final arguments for a command points to address 0x0.
  • [33]—the finite state machine uses this bit to identify and assert the "start of packet" protocol signal.
  • [32]—the finite state machine uses this bit to identify and assert the "end of packet" protocol signal.
  • [31..0]—The command header or argument that the design example sends to the Mailbox Client with Avalon® Streaming Interface IP.
u_avst_fsm_rsp

This module receives the response from the Mailbox Client with Avalon® Streaming Interface IP. The module handles the Avalon® streaming interface protocol and stores the header and arguments from the response in a FIFO. The design example exposes the read interface of the FIFO the u_control_sys module so you can access through the Quartus® Prime System Console.

  • You can access the master reset signal for the system through an In-System Sources and Probes instance. By default, the system is in the reset state.
  • The same In-System Sources and Probes instance connects to a heartbeat counter. Therefore, you must verify that the system has a free running clock.
  • A 100 MHz clock constrains all the design example logic.
  • The protocol finite state machine of the design example can handle only a single command at a time. Before sending the next command, wait until the system has stored the response from the previous command in the response FIFO.
Level Two Title