Intel® Agilex™ Power Management User Guide

ID 683373
Date 9/06/2022
Document Table of Contents

5.2. DSP and M20K Power Gating

Intel® Agilex™ devices support power gating for both DSP blocks and M20K memory blocks. By default, the Intel® Quartus® Prime software automatically configures unused DSP blocks and M20K memory blocks to be power gated.

Did you find the information on this page useful?

Characters remaining:

Feedback Message