Intel® SoC FPGA Embedded Development Suite (SoC EDS) User Guide

Download PDF
ID 683187
Date 2/03/2025
Public
Document Table of Contents
Document Table of Contents x
1. Introduction to the SoC FPGA Embedded Development Suite (EDS) 2. Installing the Tools 3. Running the Tools 4. SoC FPGA EDS Licensing 5. Arm* Development Studio* for Intel® SoC FPGA Edition 6. Boot Tools User Guide 7. Hardware Library 8. Using the HPS Flash Programmer 9. Bare Metal Compilers 10. SD Card Boot Utility 11. Linux* Device Tree Generator 12. Support and Feedback
1. Introduction to the SoC FPGA Embedded Development Suite (EDS) x
1.1. Notice 1.2. Tool Versions 1.3. Differences Between Standard and Professional Editions 1.4. Overview 1.5. Hardware and Software Development Roles 1.6. Hardware – Software Development Flow 1.7. Introduction to the Intel® SoC FPGA EDS Revision History
1.5. Hardware and Software Development Roles x
1.5.1. Hardware Engineer 1.5.2. Bare Metal and RTOS Developer 1.5.3. Linux* Kernel and Driver Developer 1.5.4. Linux* Application Developer
2. Installing the Tools x
2.1. Installation Folders 2.2. Linux 2.3. Windows 2.4. Installing the Intel® SoC FPGA EDS Document Revision History
2.2. Linux x
2.2.1. Installing SoC FPGA EDS 2.2.2. Installing Arm* DS* 2.2.3. Installing Linaro* Bare Metal Toolchain
2.3. Windows x
2.3.1. Installing SoC FPGA EDS 2.3.2. Installing Arm* DS* 2.3.3. Installing Cygwin 2.3.4. Installing MinGW 2.3.5. Installing Linaro* Bare Metal Toolchain
3. Running the Tools x
3.1. Linux* 3.2. Windows* 3.3. Running the Tools Revision History
4. SoC FPGA EDS Licensing x
4.1. Getting the License 4.2. Activating the License 4.3. Intel® SoC FPGA EDS Licensing Revision History
5. Arm* Development Studio* for Intel® SoC FPGA Edition x
5.1. Arm* DS* for Intel® SoC FPGA Edition Revision History
6. Boot Tools User Guide x
6.1. Introduction 6.2. BSP Generator 6.3. Bootloader Image Tool (mkpimage) 6.4. U-Boot Image Tool (mkimage) 6.5. Building the Bootloader 6.6. Boot Tools User Guide Revision History
6.2. BSP Generator x
6.2.1. BSP Generation Flow 6.2.2. BSP Generator Graphical User Interface 6.2.3. BSP Generator Command Line Interface 6.2.4. BSP Files and Folders 6.2.5. BSP Settings
6.2.1. BSP Generation Flow x
6.2.1.1. Cyclone® V SoC and Arria® V SoC Flow 6.2.1.2. Arria® 10 SoC Flow
6.2.3. BSP Generator Command Line Interface x
6.2.3.1. bsp-create-settings
6.3. Bootloader Image Tool (mkpimage) x
6.3.1. Operation 6.3.2. Header File Format 6.3.3. Tool Usage 6.3.4. Output Image Layout
6.3.4. Output Image Layout x
6.3.4.1. Base Address 6.3.4.2. Size 6.3.4.3. Address Alignment 6.3.4.4. Padding
6.3.4.3. Address Alignment x
6.3.4.3.1. NAND Flash 6.3.4.3.2. Serial NOR Flash 6.3.4.3.3. SD/MMC
6.4. U-Boot Image Tool (mkimage) x
6.4.1. Tool Options 6.4.2. Usage Examples
6.5. Building the Bootloader x
6.5.1. Building the Cyclone® V SoC and Arria® V SoC Preloader 6.5.2. Building the Arria® 10 SoC Bootloader 6.5.3. Building the Stratix® 10 SoC and Agilex™ 7 Devices
7. Hardware Library x
7.1. Feature Description 7.2. Hardware Library Reference Documentation 7.3. System Memory Map 7.4. Hardware Library Revision History
7.1. Feature Description x
7.1.1. SoC Abstraction Layer (SoCAL) 7.1.2. HW Manager
8. Using the HPS Flash Programmer x
8.1. Supported Devices 8.2. HPS Flash Programmer Command-Line Utility 8.3. How the HPS Flash Programmer Works 8.4. Using the Flash Programmer from the Command Line 8.5. Supported Memory Devices 8.6. HPS Flash Programmer User Guide Revision History
8.4. Using the Flash Programmer from the Command Line x
8.4.1. HPS Flash Programmer 8.4.2. HPS Flash Programmer Command Line Examples
9. Bare Metal Compilers x
9.1. Arm* Bare Metal Compilers 9.2. Linaro* GCC Compiler 9.3. Bare Metal Compilers Revision History
10. SD Card Boot Utility x
10.1. Usage Scenarios 10.2. Tool Options 10.3. SD Card Boot Utility Revision History
11. Linux* Device Tree Generator x
11.1. Linux* Device Tree Generator Revision History
12. Support and Feedback x
12.1. Support and Feedback Revision History
1. Introduction to the SoC FPGA Embedded Development Suite (EDS)
2. Installing the Tools
3. Running the Tools
4. SoC FPGA EDS Licensing
5. Arm* Development Studio* for Intel® SoC FPGA Edition
6. Boot Tools User Guide
7. Hardware Library
8. Using the HPS Flash Programmer
9. Bare Metal Compilers
10. SD Card Boot Utility
11. Linux* Device Tree Generator
12. Support and Feedback

2.3.2. Installing Arm* DS*

  1. Download Arm* DS* installer archive from the Arm* Development Studio* for Intel® SoC FPGA Edition Download Center for FPGAs website. The current Quartus® Prime software version is 20.0 and the filename is: DS000-BN-00000-r20p0-00rel1.zip.
  2. Extract the archive and run the DS000-BN-00000-r20p0-00rel1\armds-2020.0.exe installer.
  3. In the Welcome to the Arm Development Studio 2020.0 Setup Wizard dialog box, click Next.
  4. In the End-User License Agreement dialog box, select I accept the terms in the License Agreement, and click Next.
  5. In the Custom Setup dialog box, leave the default installation location (or change it if desired) and click Next.
  6. In the Ready to install Arm Development Studio 2020.0 dialog box, click Install.
    The Installing Arm Development Studio 2020.0 dialog box shows that Arm Development Studio 2020.0 is installing.
  7. In the Welcome to the Arm Development Studio 2020.0 Driver Installation Wizard dialog box, click Next.
  8. In the Windows Security dialog box, accept all default options for driver installation and click Install.
    The Arm DS 2020.0 Driver Installation Wizard dialog box shows: The drivers are now installing...
  9. In the You have completed the Arm DS 2020.0 Driver Installation Wizard dialog box, click Finish.
  10. In the Installation of Arm Development Studio 2020.0 is Complete dialog box, click Finish to complete installation.
Related Information
Level Two Title