Intel® Stratix® 10 Device Family Pin Connection Guidelines

ID 683028
Date 12/29/2023
Document Table of Contents

3V Compatible I/O Pins

Note: Intel recommends that you create an Intel® Quartus® Prime design, enter your device I/O assignments, and compile the design. The Intel® Quartus® Prime software will check your pin connections according to I/O assignment and placement rules. The rules differ from one device to another based on device density, package, I/O assignments, voltage assignments, and other factors that are not fully described in this document or the device handbook.
Table 4.  3V Compatible I/Os Pins
Note: The I/O pins are tri-stated with a weak pull-up during power up.
Pin Name ( Intel® Stratix® 10 Devices) Pin Name ( Intel® Stratix® 10 GX 10M Device) Pin Functions Pin Description Connection Guidelines
IO3V[0,1,2,3,4,5,6,7]_[10,12,20,22] T[1,2,3,4]_IO3V[0,1,2,3,4,5,6,7] I/O

These are the 3.0V I/O pins. Each H- or L- transceiver tile supports eight 3.0V I/O pins. These pins support 1.2V, 1.25V, 1.35V, 1.5V, 1.8V, 2.5V, and 3.0V I/O standards.

For details about the supported I/O standards, refer to the Intel® Stratix® 10 Device Datasheet.

Connect these pins according to the I/O interface standard you are using. You must provide power to the VCCR_GXB, VCCT_GXB, and VCCH_GXB pins of a transceiver tile to enable the 3.0V I/O pins within that tile. For any transceiver tiles that have their VCCR_GXB, VCCT_GXB, and VCCH_GXB unpowered, the corresponding 3.0V I/O pins within that tile is disabled.

Using 3V I/O pins from an unpowered tile can potentially result in configuration failures.

Connect unused pins as defined in the Intel® Quartus® Prime software.