Intel® Stratix® 10 Device Family Pin Connection Guidelines

Download
ID 683028
Date 6/25/2022
Public
Document Table of Contents

Intel® Stratix® 10 P-Tile Power Supply Pins

Note: Intel recommends that you create an Intel® Quartus® Prime design, enter your device I/O assignments, and compile the design. The Intel® Quartus® Prime software will check your pin connections according to I/O assignment and placement rules. The rules differ from one device to another based on device density, package, I/O assignments, voltage assignments, and other factors that are not fully described in this document or the device handbook.
Table 20.   Intel® Stratix® 10 P-Tile Power Supply Pins
Pin Name Pin Functions Pin Description Connection Guidelines
VCCH_GXP[L, R][1, 2, 3] Power Secondary high-voltage analog supply for transceivers and on-die PLL specific to P-tile.

Connect VCCH_GXP to a 1.8V low-noise switching regulator. Place a 22–nF decoupling capacitor between each VCCH_GXP power pin and GND pin on the back side of the BGA pin field.

VCCH_GXP must be filtered through the ferrite bead.

VCCH_GXP must be powered up even when the P-tile transceivers are not used.

VCCRT_GXP[L, R][1, 2, 3] Power Primary analog supply for the TX and RX channels, specific to P-tile.

Connect VCCRT_GXP to a 0.9V low-noise switching regulator. With a proper isolation filtering, you have the option to source VCCRT_GXP from the same regulator as VCCERAM.

VCCRT_GXP must be powered up even when the P-tile transceivers are not used.

VCCCLK_GXP[L, R][1, 2, 3] Power LVCMOS I/O buffer supply rail, specific to P-tile.

Connect VCCCLK_GXP to a 1.8V low-noise switching regulator. With a proper isolation filtering, you have the option to source VCCCLK_GXP from the same regulator as VCCPT.

VCCCLK_GXP must be powered up even when the P-tile transceivers are not used.

VCCFUSE_GXP Power Required power supply for the firmware to read internal settings for the one-time programmable eFuses.

Connect the VCCFUSE_GXP pin to the 0.9V VCCERAM power. Connecting to the VCCERAM power rail adheres to the power-down sequencing requirement for the VCCFUSE_GXP supply. Do not leave this pin floating or tie it to GND.

VCCFUSE_GXP must be powered up even when the P-tile transceivers are not used.

Did you find the information on this page useful?

Characters remaining:

Feedback Message