Visible to Intel only — GUID: jps1708015110602
Ixiasoft
Visible to Intel only — GUID: jps1708015110602
Ixiasoft
8.3. LPDDR5 Layout Design Guidelines
This section provides PCB layout design recommendations and guidelines for Agilex™ 5 E-Series Group B FPGA devices with GPIO-B (Input/Output) silicon implementation.
A successful DDR design on PCB requires not only following the topology and routing guidelines provided here, but also must meet PDN design requirements. For power delivery network (PDN) design guideline information, refer to Agilex™ 5 Power Distribution Network Design Guidelines, available on the Intel website. For high-speed transceiver PCB layout guidelines, refer to Agilex™ 5 High Speed PCB Layout Design Guidelines, availabel on the Intel website.