External Memory Interfaces (EMIF) IP User Guide: Agilex™ 5 FPGAs and SoCs

ID 817467
Date 4/01/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.2.2.1. Intel® Agilex™ 5 FPGA EMIF IP Pin and Resource Planning

The following topics provide guidelines on pin placement for external memory interfaces.

Typically, all external memory interfaces require the following FPGA resources:

  • Interface pins.
  • PLL and clock network.
  • Other FPGA resources — for example, core fabric logic and debug interfaces.

Once all the requirements for your external memory interface are known, you can begin planning your system.