External Memory Interfaces (EMIF) IP User Guide: Agilex™ 5 FPGAs and SoCs
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: xdk1707425587066
Ixiasoft
Visible to Intel only — GUID: xdk1707425587066
Ixiasoft
6.4.3. DDR4 Routing Guidelines - Memory-Down (Discrete) Topologies
Agilex™ 5 E-Series Group B FPGAs support only discrete DDR4 components down on mother board, in both thin and thick PCB stackups. The maximum supported data rates depend on the selected topology and thickness of board. There are two topologies for memory-down configurations covered in this section:
- DDR4 1 RANK x 8 interface.
- DDR4 1 Rank x 16 interface.
Section Content
1 Rank x 8 Discrete (Memory Down) Topology
1 Rank x 16 Discrete (Memory Down) Topology
VREF_CA/RESET Signal Routing Guidelines for 1 Rank x 8 and 1 Rank x 16 Discrete (Memory Down) Topology
Skew Matching Guidelines for DDR4 (Memory Down) Discrete Configurations
Power Delivery Recommendation for DDR4 Discrete Configurations
DDR4 Simulation Strategy