Multi Channel DMA Intel® FPGA IP for PCI Express User Guide

ID 683821
Date 8/19/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.2. Clocks

Table 32.  Multi Channel DMA IP for PCI Express Clock Signals
Signal Name I/O Type Description Clock Frequency
H-Tile
refclk Input

PCIe reference clock defined by the PCIe specification.

This input reference clock must be stable and free-running at device power-up for a successful device configuration.

100 MHz ± 300 ppm

coreclkout_hip Output

This is an output clock provided to user logic. Avalon-MM / Avalon-ST user interfaces are synchronous to this clock.

250 MHz
P-Tile and F-Tile
refclk0 Input PCIe reference clock defined by the PCIe specification. These clocks must be free-running and driven by the single clock source.

100 MHz ± 300 ppm

refclk1 Input
coreclkout_hip Output

Clock

Note: Not available for P-Tile. In earlier versions, this signal was present. Manual upgrade is required.
 
app_clk Output Application clock

Gen3: 250 MHz

Gen4: 400 MHz (Intel Stratix 10 DX), 500 MHz (Intel Agilex)

Did you find the information on this page useful?

Characters remaining:

Feedback Message