Floating-Point IP Cores User Guide

ID 683750
Date 10/27/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Visible to Intel only — GUID: myt1395556026256

Ixiasoft

Document Table of Contents

11.1. Output Latency

The output latency option for the ALTFP_ATAN Intel FPGA IP core have a fixed latency level for single-precision format.
Table 65.  Latency Option
Trigonometric Function Precision Mantissa Width Latency (in clock cycles)
Arctangent Single 23 34