Floating-Point IP Cores User Guide

ID 683750
Date 10/27/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.5. Floating-Point IP Cores General Features

All Intel FPGA floating-point IP cores offer the following features:
  • Support for floating-point formats.
  • Input support for not-a-number (NaN), infinity, zero, and normal numbers.
  • Optional asynchronous input ports including asynchronous clear (aclr) and clock enable (clk_en).
  • Support for round-to-nearest-even rounding mode.
  • Compute results of any mathematical operations according to the IEEE-754 standard compliance with a maximum of 1 unit in the last place (u.l.p.) error. This assumption is applied to all floating-point IP cores.

Intel FPGA floating-point IP cores do not support denormal number inputs. If the input is a denormal value, the IP core forces the value to zero and treats the value as a zero before going through any operation.