Design Hierarchy and safety IP partitions Preparing the Design Example in the Intel® Quartus® Prime Software DC Link Monitor safety IP partition Creating a Safety IP partition for the DC Link Monitor and PLL Subsystem Component Creating a Safety IP partition for the PWM Interface Component Creating a Safety IP LogicLock Region for the DC Link Monitor Creating a LogicLock Region for the PWM Interface Creating a Fixed Size and Origin for a LogicLock Region Removing Precomiled Netlists Using the Intel® Quartus® Prime Incremental Compilation Compiling the Design The Fitter Report Exporting Safety IP Partition Generating Safety IP Bitstream Files
Creating a Partition for the FOC Fixed-Point Component
- In the Project Navigator, expand the DOC_Single_Axis_FE2H_CVE:u_doc hierarchy.
- Select the entity DOC_Single_Axis_FE2H_CVE_FOC_fixed_point:foc_fixed_point.
- Right-click and select Design Partition > Set as Design Partition.
- Confirm a partition icon appears next to the foc_fixed_point entity.
Did you find the information on this page useful?