R-tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683501
Date 6/20/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.4. PIPE Direct Mode

In PIPE Direct mode, application logic is responsible for implementing the Transaction Layer, Data Link Layer and the MAC (including the 8b/10b, 128b/130b Encoder/Decoder, Elastic Buffer, etc.) in your application logic in the FPGA fabric. Only the PHY layer inside the R-tile IP for PCIe is active as shown in the following figure.

Note: When implementing a Soft IP Controller using the R-tile IP for PCI Express in PIPE Direct mode, the FPGA device must be fully configured in order to start the link training sequence since the Controller is in the FPGA fabric.
Figure 13. PIPE Direct Mode Top-Level Block Diagram