22.214.171.124. D3Cold Exit
When configured as an endpoint, the R-Tile Avalon® Streaming IP cannot initiate a transition from D3Cold to D0. Depending on the Link state, the exit transition must be as follows:
The system host will attempt to send a CfgWr to the Power Management Control register to go to D0. This will automatically first cause a transition from L2 to L0 started by the host. Then, the CfgWr will be sent to the Power Management Control register in the R-Tile IP to change the power state and pme enable.
A cold reset is required to perform a complete FPGA configuration and transition the link to L0.
When the IP is configured as a Root Port, a cold reset is required to perform a complete FPGA configuration and transition the link from L2 or L3 back to L0.
Did you find the information on this page useful?