R-tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683501
Date 6/20/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.1. Using the Hard IP Reconfiguration Interface for Debugging

You can use the Hard IP reconfiguration interface of the R-tile Avalon® Streaming IP for PCI Express* to access configuration registers for debugging purpose. Refer to Hard IP Reconfiguration Interface for more details on this interface.

Did you find the information on this page useful?

Characters remaining:

Feedback Message