Intel® Agilex™ FPGAs and SoCs Device Overview

ID 683458
Date 9/26/2022
Public
Document Table of Contents
1. Overview of the Intel® Agilex™ FPGAs and SoCs 2. Intel® Agilex™ FPGAs and SoCs Family Plan 3. Second Generation Intel® Hyperflex™ Core Architecture 4. Adaptive Logic Module in Intel® Agilex™ FPGAs and SoCs 5. Internal Embedded Memory in Intel® Agilex™ FPGAs and SoCs 6. Variable-Precision DSP in Intel® Agilex™ FPGAs and SoCs 7. Core Clock Network in Intel® Agilex™ FPGAs and SoCs 8. General Purpose I/Os in Intel® Agilex™ FPGAs and SoCs 9. I/O PLLs in Intel® Agilex™ FPGAs and SoCs 10. External Memory Interface in Intel® Agilex™ FPGAs and SoCs 11. Hard Processor System in Intel® Agilex™ SoCs 12. FPGA Transceivers in Intel® Agilex™ FPGAs and SoCs 13. Heterogeneous 3D Stacked HBM2E DRAM Memory in Intel® Agilex™ M-Series FPGAs and SoCs 14. High-Performance Crypto Blocks in Intel® Agilex™ F-Series and I-Series FPGAs and SoCs 15. MIPI* Protocols Support in Intel® Agilex™ D-Series FPGAs and SoCs 16. Balls Anywhere Package Design of Intel® Agilex™ D-Series FPGAs and SoCs 17. Configuration via Protocol Using PCIe* for Intel® Agilex™ FPGAs and SoCs 18. Device Configuration and the SDM in Intel® Agilex™ FPGAs and SoCs 19. Partial and Dynamic Configuration of Intel® Agilex™ FPGAs and SoCs 20. Device Security for Intel® Agilex™ FPGAs and SoCs 21. SEU Error Detection and Correction in Intel® Agilex™ FPGAs and SoCs 22. Power Management for Intel® Agilex™ FPGAs and SoCs 23. Intel® Software and Tools for Intel® Agilex™ FPGAs and SoCs 24. Revision History for the Intel® Agilex™ FPGAs and SoCs Device Overview

1.1.2. Intel® Agilex™ I-Series SoC FPGAs

Intel® Agilex™ I-Series SoC FPGAs contain up to 4 million LEs and support over 4 Tbps of transceiver bandwidth, with the power efficiency of Intel’s industry-leading 10-nm SuperFin Technology. The Intel® Agilex™ I-Series SoC FPGAs contain transceivers that are capable of up to 116 Gbps (PAM4) and configurable networking support up to 6 x 400G in a single device, including hard Ethernet MAC, PCS, FEC for up to 400GE. They also feature PCIe* Gen5 x16 with the data rate of 32 Gbps and the industry's first Compute Express Link (CXL) implementation in an FPGA. The Intel® Agilex™ I-Series include an embedded quad-core 64-bit Arm* Cortex* -A53 hard processor system. The Intel® Agilex™ I-Series include Hard Processor Block (HPS) in all devices except the AGI 035 and AGI 040 devices.

Did you find the information on this page useful?

Characters remaining:

Feedback Message