DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 5/01/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.4.3. Decimating FIR Filter

This design example implements a decimating FIR filter.

This design example uses the Decimating FIR block to build a 20-channel decimate by 5, 49-tap FIR filter with a target system clock frequency of 240 MHz.

The top-level testbench includes Control, Signals, Run ModelSim, and Run Quartus Prime blocks, plus ChanView block that deserialize the output buses. An Edit Params block allows easy access to the setup variables in the setup_demo_fird.m script.

The FilterSystem subsystem includes the Device and Decimating FIR blocks.

The model file is demo_fird.mdl.

Note: This design example uses the Simulink Signal Processing Blockset.