DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 11/12/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

11. DisplayPort Sink Register Map and DPCD Locations

DisplayPort sink instantiations greatly benefit from and may optionally use an embedded controller (Nios II processor or another controller). This section describes the register map.

Table 123.  Notation

Shorthand

Definition

RW

Read/write

RO

Read only

WO

Write only

CRO

Clear on read or write, read only

CWO

Clear on read or write, write only