DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 11/12/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

10.3.3. DPTX_PRE_VOLT2

These ports drive the respective tx_rcfg_vod and tx_rcfg_emp ports.

Address: 0x0012

Direction: RW

Reset: 0x00000000

Table 79.  DPTX_PRE_VOLT2 Bits

Bit

Bit Name

Function

31:4

Unused

3:2

PRE2

Pre-emphasis output on lane 2

1:0

VOLT2

Voltage swing output on lane 2