DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 11/12/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

10.3.1. DPTX_PRE_VOLT0

These ports drive the respective tx_rcfg_vod and tx_rcfg_emp ports.

Address: 0x0010

Direction: RW

Reset: 0x00000000

Table 77.  DPTX_PRE_VOLT0 Bits

Bit

Bit Name

Function

31:4

Unused

3:2

PRE0

Pre-emphasis output on lane 0

1:0

VOLT0

Voltage swing output on lane 0