DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 11/12/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

10.3.7. DPTX_TEST_80BIT_PATTERN2

Address: 0x0016

Direction: RW

Reset: 0x00000000

Table 83.  DPTX_TEST_80BIT_PATTERN2 Bits

Bit

Bit Name

Function

31:0

80BIT_PATTERN2

Bits 63:32 of the 80 bit custom pattern for PHY compliance test.