DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 11/12/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

10.8.6. DPTX_AUX_BYTE3

AUX Transaction Byte 3 Register.

Address: 0x0105

Direction: RW

Reset: 0x00000000

Table 105.  DPTX_AUX_BYTE3 Bits

Bit

Bit Name

Function

31:8

Unused

7:0

BYTE

Transaction data(0) for the next request, or data(3) received in the last reply