50G Interlaken Intel® FPGA IP User Guide

ID 683217
Date 10/31/2022
Public
Document Table of Contents

2.2. Specifying the 50G Interlaken IP Core Parameters and Options

The 50G Interlaken parameter editor allows you to quickly configure your custom IP variation. You specify IP core options and parameters in the Quartus® Prime software.

The 50G Interlaken IP core is not supported in Platform Designer (Standard). You must use the IP Catalog accessible from the Quartus® Prime Tools menu.

The 50G Interlaken IP core does not support VHDL simulation models. Intel® recommends that you specify the Verilog HDL for both synthesis and simulation models.

  1. In the IP Catalog (Tools > IP Catalog), locate and double-click the name of the IP core to customize. The parameter editor appears.
  2. Specify a top-level name for your custom IP variation. The parameter editor saves the IP variation settings in a file named <your_ip> .qsys. Click OK.
    Note: For Arria V GZ and Stratix V variations, you are prompted to specify an IP variation file type. To generate the demonstration testbench and example design, you must select the Verilog HDL and specify the Verilog file extension (.v).
  3. Specify the parameters and options for your IP variation in the parameter editor, including one or more of the following. Refer to 50G Interlaken IP Core Parameter Settings for information about specific IP core parameters.
    • Specify parameters defining the IP core functionality, port configurations, and device-specific features.
    • Specify options for processing the IP core files in other EDA tools.
  4. For Intel® Arria® 10 variations, follow these steps:
    1. Click Generate HDL. The Generation dialog box appears.
    2. Specify output file generation options, and then click Generate. The IP variation files generate according to your specifications.
      Note: To generate the demonstration testbench and example design, you must specify Verilog HDL for both synthesis and simulation models.
    3. Optionally, click the Generate Example Design button in the parameter editor to generate a testbench and a hardware example design that targets the Intel® Arria® 10 Transceiver Signal Integrity Development Kit.
    4. Click Finish. The parameter editor adds the top-level .qsys file to the current project automatically. If you are prompted to manually add the .qsys file to the project, click Project > Add/Remove Files in Project to add the file.
  5. For Arria V GZ and Stratix V variations, follow these steps:
    1. Click Finish. The Generation dialog box appears.
    2. If you want to generate a demonstration testbench and example design for your IP core variation, turn on Generate example design.
    3. Click Generate.
    4. Click Exit. The parameter editor adds the top-level .qsys file to the current project automatically. If you are prompted to manually add the .qsys file to the project, click Project > Add/Remove Files in Project to add the file.
  6. After generating and instantiating your IP variation, make appropriate pin assignments to connect ports.