External Memory Interfaces Agilex™ 7 F-Series and I-Series FPGA IP User Guide

ID 683216
Date 3/29/2024
Document Table of Contents Debugging VREFOUT Calibration Failure

  1. Ensure the address and command pins are connected correctly and that every calibrated pin has sufficient margin.
  2. Ensure that the VREFCA pins on the DDR memory component are powered up to 0.6V.