Intel® MAX® 10 FPGA Design Guidelines

ID 683196
Date 10/19/2020
Public
Document Table of Contents

1.6.3.5. Instantiate PLL with ADC

You can only use the PLL C0 counter to connect to the ADC reference clock pin.